 |
|
 |
|
| Digital Receiver |
| |
| SPECIFICATIONS |
| Electrical Specifications : |
| 1. |
RF input range |
: |
750 – 1250 MHz or 140-180MHz |
| 2. |
Input Impedance |
: |
50Ω |
| 3. |
Input Signal power level |
: |
-50dBm to 0dBm |
| 4. |
Input gain |
: |
12dB (chain gain) |
| 5. |
90 degree Hybrid |
: |
2No(120- 180MHz and 800-1200MHz) |
| 6. |
Reference clock |
: |
10MHz. |
| 7. |
Clock Generator |
: |
1350 MHz clock. |
| 8. |
ADC (ADC08D1500) |
: |
|
| |
| (i) |
Sampling Rate |
: |
1350 MSPS |
| (ii) |
No. of bits |
: |
8 bits |
| (iii) |
Voltage range |
: |
650mV PP |
|
| 9. |
FPGA |
: |
Qty- 2,XC4VLX200FF1513-10I |
| 10. |
Configuration Proms |
: |
Qty- 4, XCF32PV048 |
| 11. |
DDRRAM |
: |
Qty - 2, 256 MB, Micron |
| 12. |
DC to DC Converters (PTH05010) |
: |
Qty - 5 No's |
| |
| (i) |
I/P |
: |
5V DC |
| (ii) |
O/P |
: |
1.25V, 1.8V, 2.5V, 3.3V, 1.9V |
|
| |
|
|
|
| 13. |
TTL/ LVTTL translators (P174LPT16245) |
: |
For 64 I/O lines |
| 14. |
External Displays |
: |
External, 16 character 2 rows LCD |
| |
|
|
Display with mating connector |
| 15. |
LSA interface |
: |
64 lines for dynamic probing. |
| 16. |
EMI screened high-density |
: |
64 I/O lines |
| |
1 * 37 pin and 1*38 pin connectors |
|
|
| 17. |
The configuration mode planned for the board is through JTAG interface. |
- The board will have RS232C interface for PC interface. Appropriate drivers for board interface will be supplied.
|
| |
|
|
|
|
|
|
 |
|
|
|
|
|
